|
Device modeling for analog and RJ CMOS circuit design |
||||
| APA | (2004). Device modeling for analog and RJ CMOS circuit design, Chichester: John Wiley and Sons. | ||||
| MLA | Device modeling for analog and RJ CMOS circuit design. Chichester: John Wiley and Sons, 2004. | ||||
| Harvard | 2004. Device modeling for analog and RJ CMOS circuit design. John Wiley and Sons, | ||||
| Chicago | Device modeling for analog and RJ CMOS circuit design. John Wiley and Sons, 2004. | ||||